

CS18FS4096(3/5/W) CS16FS4096(3/5/W)

Rev. 2.0

Revision History

Rev. No.	History	Issue Date
1.0	Initial issue	Apr.15,2014
2.0	Revise "Chiplus reserves the right to change product or	Nov. 8, 2021
	specification without notice" to "Chiplus reserves the right to	
	change product or specification after approving by customer."	



CS18FS4096(3/5/W) CS16FS4096(3/5/W)

GENERAL DESCRIPTION

The CS16FS4096(3/5/W) and CS18FS4096(3/5/W) are a 4,194,304-bit high-speed Static Random Access Memory organized as 256K(512) words by 16(8) bits. The CS16FS4096(3/5/W) (CS18FS4096(3/5/W)) uses 16(8) common input and output lines and have an output enable pin which operates faster than address access time at read cycle, And CS16FS4096(3/5/W) allows that lower and upper byte access by data byte control(\overline{UB} , \overline{LB}).The device is fabricated using advanced CMOS process,6-TR based cell technology and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The CS16FS4096(3/5/W) is packaged in a 400mil 44-pin TSOP2 and 48FBGA. The CS18FS4096(3/5/W) is packaged in a 400mil 44-pin TSOP2 and 36FBGA.

FEATURES

- Fast Access Time 8,10,12,15ns(Max)
- CMOS Low Power Dissipation Standby (TTL): 10mA (Max.) (CMOS): 6mA (Max.) Operating: 35mA (8ns, Max..)
 - : 30mA(10ns ,Max.)
- Single 3.3±0.3V or 5.0±0.5V Power Supply
- Wide range (1.65V~3.6V) of Power Supply
- TTL Compatible inputs and Outputs
- Fully Static Operation, No Clock or Refresh required
- Three State Outputs
- Data Byte Control(x16 Mode)

 \overline{LB} : I/O₀~I/O₇, \overline{UB} : I/O₈~I/O₁₅

- Standard 44TSOP2 and 36FBGA Package Pin Configuration for 512k x 8
- Standard 44TSOP2 and 48FBGA Package Pin Configuration for 256k x 16
- Operating in Commercial and Industrial Temperature range.

2



CS18FS4096(3/5/W) CS16FS4096(3/5/W)

Order Information

Donaity	Ora	Part Number		Speed		Pookago	Temp.			
Density	Org.	Fait Number	Vcc (V)	t _{AA} (ns)	to∈(ns)	Package	remp.			
		CS16FS40963GC(I)-08	3.3	8	4	44 TSOP2				
			3.3	8	4	44 TSOP2				
		CS16FS4096WGC(I)-08*	2.5	10	5	44 TSOP2				
			1.8	12	6	44 TSOP2				
		CS16FS40963HC(I)-08	3.3	8	4	48 FBGA				
		CS16FS4096WHC(I)-08* CS16FS40965GC(I)-10	3.3	8	4	48 FBGA				
			CS16FS4096WHC(I)-08 ³	CS16FS4096WHC(I)-08*	CS16FS4096WHC(I)-08*	2.5	10	5	48 FBGA	
			1.8	12	6	48 FBGA	C : Commercial			
4Mb	256Kx16		5	10	5	44 TSOP2	I : Industrial			
		CS16FS40963GC(I)-10	3.3	10	5	44 TSOP2	T. Industrial			
			3.3	10	5	44 TSOP2				
		CS16FS4096WGC(I)-10*	2.5	10	5	44 TSOP2				
			1.8	15	7	44 TSOP2				
	CS16FS40963HC(I)-10	3.3	10	5	48 FBGA					
		3.3	10	5	48 FBGA					
		CS16FS4096WHC(I)-10*	2.5	10	5	48 FBGA				
			1.8	15	7	48 FBGA				

Density Org.	Part Number	Speed			Dookogo	Toman	
		Vcc (V)	t _{AA} (ns)	t _{OE} (ns)	Package	Temp.	
		CS18FS40963GC(I)-08	3.3	8	4	44 TSOP2	
		3.3	8	4	44 TSOP2		
		CS18FS4096WGC(I)-08*	CS18FS4096WGC(I)-08*	2.5	10	5	44 TSOP2
4Mb	512Kx8		1.8	12	6	44 TSOP2	I : Industrial
		CS18FS40963YC(I)-08	3.3	8	4	36 FBGA	
			3.3	8	4	36 FBGA	
		CS18FS4096WYC(I)-08*-	2.5	10	5	36 FBGA	

Rev. 2.0




CS18FS4096(3/5/W) CS16FS4096(3/5/W)

	1.8	12	6	36 FBGA
CS18FS40965GC(I)-10	5	10	5	44 TSOP2
CS18FS40963GC(I)-10	3.3	10	5	44 TSOP2
	3.3	10	5	44 TSOP2
CS18FS4096WGC(I)-10*	2.5	10	5	44 TSOP2
	1.8	15	7	44 TSOP2
CS18FS40963YC(I)-10	3.3	10	5	36 FBGA
	3.3	10	5	36 FBGA
CS18FS4096WYC(I)-10*	2.5	10	5	36 FBGA
	1.8	15	7	36 BGA

* means Max. speed

PIN CONFIGURATIONS

44TSOP2-400mil





CS18FS4096(3/5/W) CS16FS4096(3/5/W)

6x8mm mini-BGA with ball pitch 0.75mm


	1	2	3	4	5	6
Α	A0	A1	NC	A3	A6	A8
В	104	A2	WE	A4	A7	100
С	105		NC	A5		101
D	Vss					Vcc
Е	Vcc					Vss
F	106		A18	A17		102
G	107	OE	CS	A16	A15	103
Н	A9	A10	A11	A12	A13	A14

CS18FS4096(3/5/W) – (512k x 8) 36 ball mini-BGA

	1	2	3	4	5	6
A	LB	OE	A0	A1	A2	NC
В	108	UB	A3	A4	CS	100
С	109	1010	A5	A6	101	102
D	Vss	1011	A17	A7	103	Vcc
Е	Vcc	1012	NC	A16	104	Vss
F	IO14	IO13	A14	A15	105	106
G	IO15	NC	A12	A13	WE	107
Н	NC	A8	A9	A10	A11	NC

CS16FS4096(3/5/W) – (256k x 16) 48ball mini-BGA

• FUNCTIONAL BLOCK DIAGRAM





CS18FS4096(3/5/W) CS16FS4096(3/5/W)

Absolute Maximum Ratings*

Para	ameter	Symbol	Rating	Unit
Voltago on Any Din	3.3V Product			
Voltage on Any Pin Relative to Vss	5.0V Product	Vin, Vout	-0.5 to Vcc+0.5V	V
	Wide Vcc** Product			
Voltage on V _{CC}	3.3V Product		-0.5 to 4.6	
Supply Relative to	5.0V Product	Vin, Vout	-0.5 to 7.0	V
Vss	Wide Vcc** Product		-0.5 to 4.6	
Power Dissipation		PD	1.0	W
Storage Temperature		Tstg	-65 to 150	°C
Operating Temperatur	e Commercial	TA	0 to 70	°C
Industrial		TA	-40 to 85	°C

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended

periods may affect reliability.

**Wide VCC Range is 1.65V~3.6V

Recommended DC Operating Conditions*($T_A=0$ to $70^{\circ}C$)

Parameter	Operating Vcc(V)	Symbol	Min.	Тур.	Max.	Unit	
	5.0	Vcc	4.5	5.0	5.5		
	3.3	Vcc	3.0	3.3	3.6	V	
Supply Voltage	Wide 2.4~3.6	Vcc	2.4	2.5/3.3	3.6		
	Wide 1.65~2.2	Vcc	1.65	1.8	2.2		
Ground		Vss	0	0	0	V	
	5.0	Vін	2.2	-	Vcc+0.5		
Input High Valtage	3.3	Vін	2.0	-	Vcc+0.5	V	
Input High Voltage	Wide 2.4~3.6	Vін	2.0	-	Vcc+0.3		
	Wide 1.65~2.2	Vih	1.4	-	V _{CC} +0.2		
	5.0	VIL	-0.3	-	0.8		
Input Low Voltage	3.3	Vil	-0.3	-	0.8	lv	
Input Low Voltage	Wide 2.4~3.6	Vil	-0.3	-	0.7	V	
	Wide 1.65~2.2	VIL	-0.2	-	0.4		

6

Rev. 2.0



*The above parameters are also guaranteed for industrial temperature range.

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	ILI	$V_{IN}=V_{SS}$ to V_{CC}	-2	2	uA	
Output Leakage Current**	Ιιο	$\overline{CS} = V_{IH} \text{ or } \overline{OE} = V_{IH} \text{ or } \overline{WE} = V_{IL}$ Vout=Vss to Vcc			2	uA
		Min.Cycle,100% Duty	8ns		35	
Operating	Icc	$\overline{CS} = V_{IL}, V_{IN} = V_{IH} \text{ or } V_{IL}, I_{OUT} = 0 \text{ mA}$	10ns	-	30	mA
Current**	100		12ns	-	28	
			15ns		25	
Standby	lsв	Min. Cycle, \overline{CS} =V _{IH}			10	
Current	I _{SB1}	f=0MHz,			6	mA
		V _{CC} =4.5V, I _{OL} =8mA, 5.0V Product			0.4	
Output Low Voltage	Vol	Vcc=3.0V, IoL=8mA, 3.3V Product & Wi Vcc** Product	-	0.4	V	
Level		Vcc=2.4V, IoL=1mA, Wide Vcc** Produc	t	-	0.4	
		Vcc=1.65V, IoL=0.1mA, Wide Vcc** Product			0.2	
		V_{CC} =4.5V, I _{OH} = -4mA, 5.0V Product		2.4	-	
Output High Voltage	Vон	V _{CC} =3.0V, I _{OH} = -4mA, 3.3V Product & Wide V _{CC} ** Product			-	V
Level		Vcc=2.4V, I _{OH} = -1mA, Wide Vcc** Product			-	
		Vcc=1.65V, IOH= -0.1mA, Wide Vcc** Product			-	

DC and Operating Characteristics*($T_A=0$ to $70^{\circ}C$)

*The above parameters are also guarantee for industrial temperature range.

**Wide V_{CC} Range is $1.65V \sim 3.6V$



CS18FS4096(3/5/W) CS16FS4096(3/5/W)

Capacitance*(T_A= 25°C, f= 1.0MHz)


Item	Symbol	Test Conditions	TYP	Max	Unit
Input/ Output Capacitance	Cı/o	V _{I/O} =0V	-	8	pF
Input Capacitance	CIN	V _{IN} =0V	-	6	pF

*Capacitance is sampled and not 100% tested.

Test Conditions*

Parameter	Value
	0 to 3.0V (Vcc=3.3V or 5.0V)
Input/ Output Capacitance	0 to 2.5V (Vcc=2.5V)
	0 to 1.8V (V _{CC} =1.8V)
Input Rise and Fall Time	1V/1ns
Input and Output Timing Deference Levels	1.5V (V _{CC} =3.3V or 5.0V)
Input and Output Timing Reference Levels	1/2Vcc (Vcc= 1.8V or 2.5V)
Output Load	See Fig. 1

*The above parameters are also guaranteed for industrial temperature range.






CS18FS4096(3/5/W) CS16FS4096(3/5/W)

Overshoot Timing

Undershoot Timing

V

20% tRC, tWC (Mln.)





Functional Description (x8 Mode)

\overline{CS}	WE	\overline{OE}	Mode	I/O Pin	Supply Current
Н	Х	X*	Not Select	High-Z	I _{SB} ,I _{SB1}
L	Н	Н	Output Disable	High-Z	lcc
L	Н	L	Read	Dout	lcc
L	L	Х	Write	Din	lcc

*X means don't care

Functional Description (x16 Mode)

$\frac{1}{CS}$	$\overline{CS} \overline{WE} \overline{OE} \overline{LB} * * \overline{UB} * *$		Mode	I/O I	Supply				
	"L			СD	Mode Not Select Output Disable Read Write	I/O ₀ ~I/O ₇	I/O ₈ ~I/O ₁₅	Current	
Н	Х	Х*	Х	Х	Not Select	High-Z	High-Z	Isb, Isb1	
L	Н	Н	Х	Х	Output	High-Z	High-Z	lcc	
L	Х	Х	н	Н	Disable	High-2	nigii-z	ICC	
			L	Н		Dout	High-Z		
L	Н	L	н	L	Read	High-Z	Dout	lcc	
			L	L		Dout	Dout		
			L	Н		DIN	High-Z		
L	L	Х	Н	L	Write	High-Z	Din	lcc	
			L	L		Din	DIN		

*X means don't care

9


Rev. 2.0



CS18FS4096(3/5/W) CS16FS4096(3/5/W)

Data Retention Characteristics*(T _A =0 to 70 $^{\circ}$ C)												
Parameter	Product	Operating Vcc(V)	Symbol	Test Condition	Min.	Тур.	Max.	Unit				
Vcc for	5.0V Product	5.0			2.0	-	5.5	V				
	3.3V Product	3.3	\/		2.0	-	3.6					
Data Retention	Wide 2.4V~3.6V	2.5/3.3	Vdr	<i>CS</i> ≥V _{CC} - 0.2V	2.0	-	3.6					
	Wide 1.65V~2.2V	1.8			1.5	-	3.6					
	5.0V Product	5.0		Vcc=2.0V	-	-	5					
Data	3.3V Product	3.3		<u>CS</u> ≥V _{CC} - 0.2V V _{IN} ≥ V _{CC} - 0.2V or	-	-	5					
Retention Current	Wide 2.4V~3.6V	2.5/3.3	Idr	Vin≤0.2V	-	-	6	mA				
	Wide 1.65V~2.2V	1.8		Vcc=1.5V, <i>CS</i> ≥Vcc - 0.2V, V _{IN} ≥Vcc- 0.2V or V _{IN} ≤0.2V	-	-	6					
Data Re	etention Set-U	p Time	t _{SDR}	See Data	0	-	-	nS				
F	Recovery Time)	t _{RDR}	Retention Wave form (below)	-	-	mS					

Data Retention Wave form





CS18FS4096(3/5/W) CS16FS4096(3/5/W)

Read Cycle*

Deremeter	Cumbal	8ns		10ns		12ns		15ns		Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	t _{RC}	8	-	10	-	12	-	15	-	ns
Address Access Time	taa	-	8	-	10	-	12	-	15	ns
Chip Select to Output	tco	-	8	-	10	-	12	-	15	ns
Output Enable to Valid Output	toe	-	4	-	5	-	6	-	7	ns
\overline{UB} , \overline{LB} Access Time**	tва	-	4	-	5	-	6	-	7	ns
Chip Enable to Low-Z Output	t∟z	3	-	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tolz	0	-	0	-	0	-	0	-	ns
\overline{UB} , \overline{LB} Enable to Low-Z Output**	t _{BLZ}	0	-	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	t _{HZ}	0	4	0	5	0	6	0	7	ns
Output Disable to High-Z Output	tонz	0	4	0	5	0	6	0	7	ns
\overline{UB} , \overline{LB} Disable to High-Z Output**	tвнz	0	4	0	5	0	6	0	7	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	3	-	ns
Chip Selection Power Up Time	tΡU	0	-	0	-	0	-	0	-	ns
Chip Selection Power Down Time	t _{PD}	-	8	-	10	-	12	-	15	ns

*The above parameters are also guaranteed for industrial temperature range.



CS18FS4096(3/5/W) CS16FS4096(3/5/W)

Write Cycle*

Deremeter	Symbol	8	ns	10)ns	12	ns	15ns		Unit	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	
Write Cycle Time	twc	8	-	10	-	12	-	15	-	ns	
Chip Select to End of Write	tcw	6	-	7	-	9	-	12	-	ns	
Address Set-up Time	t _{AS}	0	-	0	-	0	-	0	-	ns	
Address Valid to End of Write	taw	6	-	7	-	9	-	12	-	ns	
Write Pulse Width(\overline{OE} High)	twp	6	-	7	-	9	-	12	-	ns	
Write Pulse Width(\overline{OE} Low)	twp1	8	-	10	-	12	-	15	-	ns	
\overline{UB} , \overline{LB} Valid to End of Write**	tвw	6	-	7	-	9	-	12	-	ns	
Write Recovery Time	twr	0	-	0	-	0	-	0	-	ns	
Write to Output High-Z	twнz	0	4	0	5	0	6	0	7	ns	
Data to Write Time Overlap	tow	4	-	5	-	7		8	-	ns	
Data Hold from Write Time	tон	0	-	0	-	0	-	0	-	ns	
End of Write to Output Low-Z	tow	3	-	3	-	3	-	3	-	ns	


*The above parameters are also guaranteed for industrial temperature range.

Rev. 2.0




Timing Diagram

Timing Waveform of Read Cycle (1) (Address Controlled, $\overline{CS} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$, \overline{UB} , $\overline{LB} = V_{IL}^{**}$)



** Those parameters are applied for x16 mode only.

Timing Waveform of Read Cycle (2) ($\overline{WE} = VIH$)



NOTES (Read Cycle)


- 1. WE is high for read cycle
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
- 4. At any given temperature and voltage condition, t_{HZ} (Max.) is less than t_{LZ} (Min.) both for a given device and from



CS18FS4096(3/5/W) CS16FS4096(3/5/W)

device to device.

- 5. Transition is measured ±200mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with $CS = V_{IL}$.
- 7. Address valid prior to coincident with \overline{CS} transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- ** Those parameters are applied for x16 mode only.




** Those parameters are applied for x16 mode only.

Rev. 2.0




CS18FS4096(3/5/W) CS16FS4096(3/5/W)



** Those parameters are applied for x16 mode only.

Timing Waveform of Write Cycle (3) (\overline{CS} =Controlled)





CS18FS4096(3/5/W) CS16FS4096(3/5/W)

Timing Waveform of Write Cycle (4) (\overline{UB} , \overline{LB} Controlled) Addre tWR(5) tAW tCW(3) CS tBW UB. LB ** tAS(4) tWP(2) WE tDW High- Z Data I Valid Data tWHZ(6) tBLZ High- Z High-Z (8 Data Or

NOTES (Write Cycle)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low \overline{CS} , \overline{WE} , \overline{LB} and \overline{UB} . A write begins at the latest transition \overline{CS} going low and \overline{WE} going low;

A write ends at the earliest transition \overline{CS} going high or \overline{WE} going high. twp is measured from the beginning of write to the end of write.

- 3. t_{CW} is measured from the later of CS going low to end of write.
- $\label{eq:task} 4. \qquad t_{\text{AS}} \text{ is measured from the address valid to the beginning of write.}$
- 5. WE is measured from the end of write to the address change. two applied in case a write ends as \overline{CS} or \overline{WE} going high.
- 6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If \overline{CS} goes low simultaneously with \overline{WE} going or after WE going low, the outputs remain high impedance state.
- 9. D_{OUT} is the read data of the new address.
- 10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

** Those parameters are applied for x16 mode only


Rev. 2.0



CS18FS4096(3/5/W) CS16FS4096(3/5/W)

Package outline dimensions

44L-TSOP2-400mil



SECTION A-A


Note: Plating thickness spec : 0.3 mil ~ 0.8 mil.

SY	MBOL		8 - F				×	0 8		1				~ ~	0 80	
UNIT		A	A1	A2	b	ы	c	c1	D	Е	E1	e	L	LI	у	θ
	Min.	1.00	0.05	0.95	0.30	0.30	0.12	0.12	18.31	10.06	11.56	0.70	0.40	0.70	5533	0°
	Nom.	1.10	0.10	1.00			×	°	18.41	10.16	11.76	0.80	0.50	0.80	- .	1.55
	Max.	1.20	0.15	1.05	0.45	0.40	0.21	0.16	18.51	10.26	11.96	0.90	0.60	0.90	0.1	8°
inch	Min.	0.0393	0.002	0.037	0.012	0.012	0.005	0.005	0.721	0.396	0.455	0.0275	0.0157	0.0275		0°
	Nom.	0.0433	0.004	0.039) -)		<u></u>		0.725	0.400	0.463	0.0315	0.0197	0.0315	- -	2
	Max.	0.0473	0.006	0.041	0.018	0.016	0.008	0.006	0.729	0.404	0.471	0.0355	0.0237	0.0355	0.004	8°

Rev. 2.0



36ball mini-BGA-6x8mm (ball pitch: 0.75mm)





CS18FS4096(3/5/W) CS16FS4096(3/5/W)

